summaryrefslogtreecommitdiff
path: root/dev-python/cachecontrol
diff options
context:
space:
mode:
Diffstat (limited to 'dev-python/cachecontrol')
-rw-r--r--dev-python/cachecontrol/cachecontrol-0.12.11.ebuild2
-rw-r--r--dev-python/cachecontrol/cachecontrol-0.12.12.ebuild2
2 files changed, 2 insertions, 2 deletions
diff --git a/dev-python/cachecontrol/cachecontrol-0.12.11.ebuild b/dev-python/cachecontrol/cachecontrol-0.12.11.ebuild
index a658ad2fd23f..a4a14a6fd8c0 100644
--- a/dev-python/cachecontrol/cachecontrol-0.12.11.ebuild
+++ b/dev-python/cachecontrol/cachecontrol-0.12.11.ebuild
@@ -20,7 +20,7 @@ SRC_URI="
LICENSE="Apache-2.0"
SLOT="0"
-KEYWORDS="amd64 ~arm ~arm64 ~hppa ~ppc ~ppc64 ~riscv ~sparc ~x86"
+KEYWORDS="amd64 ~arm ~arm64 ~hppa ~ppc ~ppc64 ~riscv ~sparc x86"
RDEPEND="
>=dev-python/msgpack-0.5.2[${PYTHON_USEDEP}]
diff --git a/dev-python/cachecontrol/cachecontrol-0.12.12.ebuild b/dev-python/cachecontrol/cachecontrol-0.12.12.ebuild
index f23e7001fd33..17cb84fe4739 100644
--- a/dev-python/cachecontrol/cachecontrol-0.12.12.ebuild
+++ b/dev-python/cachecontrol/cachecontrol-0.12.12.ebuild
@@ -20,7 +20,7 @@ SRC_URI="
LICENSE="Apache-2.0"
SLOT="0"
-KEYWORDS="~amd64 ~arm ~arm64 ~hppa ~ppc ~ppc64 ~riscv ~sparc ~x86"
+KEYWORDS="~amd64 ~arm ~arm64 ~hppa ~ia64 ~ppc ~ppc64 ~riscv ~sparc ~x86"
RDEPEND="
>=dev-python/msgpack-0.5.2[${PYTHON_USEDEP}]